In this paper, output capacitor-less low-dropout (LDO) regulator using active-feedback and current-reuse feedforward compensation (AFCFC) is presented. The open-loop transfer function was obtained using small-signal modeling. The stability of the proposed LDO was analyzed using pole-zero plots, and it was confirmed by simulations that the stability was ensured under the load current of 50 mA. The proposed compensation method increases gain-bandwidth product (GBW) and reduces the on-chip compensation capacitor. The proposed AFCFC technique was applied to a three-stage output capacitor-less LDO. The LDO has a GBW of 5.6 MHz with a small on-chip capacitor of 2.6 pF. Fast-transient time of 450 ns with low quiescent current of 65.8 µA was achieved. The LDO was fabricated in 130 nm CMOS process consuming 180 × 140 µm 2 of the silicon area.
Introduction
Development of miniature wireless communication chip has led to great development of mobile devices and internet of things (IoT) devices. These devices receive power from the limited battery. Various voltages which are optimized power and performance for each sub-circuit are required from a battery. Therefore, a power management integrated circuit (PMIC) for efficiently managing battery power and supplying various voltages has been attracting great interest [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] . As shown in Figure 1 , the PMIC which is combined a switching DC-DC converter and low dropout linear regulator (LDO) is commonly used for converting DC voltage [6] [7] [8] [9] [10] [11] . A high efficiency switching converter is used to convert DC voltage, and LDOs are used to remove the switching ripple and provide stable power to sub-circuits. Many systems-on-chips (SoC) require various supply voltages to separate power planes and reduce crosstalk arising from each sub-system, so that the required number of LDO is increasing. Traditional LDO has employed a large compensation capacitor to guarantee loop stability, but these bulky compensation capacitors are not feasible to be integrated on the chip. Thus, output capacitor-less LDO (OCL-LDO) [12] [13] [14] [15] [16] that can stabilize the feedback loop without external capacitors has attracted great attention for on-chip applications. The OCL-LDO can reduce the number of off-chip components and I/O pads, thus making the system more cost-effective.
The main design issues of the OCL-LDO are to increase power conversion efficiency, minimize dropout voltage, and reduce quiescent current without decreasing transient performance. For a heavy load current, a large pass transistor seems to be suitable for power efficiency by reducing dropout voltage. However, the parasitic capacitor of a large pass transistor can degrade the phase margin significantly. Low quiescent current increases the output resistance of the LDO under light load heavy load current, a large pass transistor seems to be suitable for power efficiency by reducing dropout voltage. However, the parasitic capacitor of a large pass transistor can degrade the phase margin significantly. Low quiescent current increases the output resistance of the LDO under light load conditions, and it moves the output pole to be lower than the unity-gain-frequency (UGF), degrading the phase margin and causing instability as a result. Increasing power conversion efficiency and phase margin are a difficult design challenge while maintaining the transient performance [12] [13] [14] [15] [16] . The block diagram of the OCL-LDO regulator is shown in Figure 2 . The OCL-LDO typically consists of a feedback resistor ladder (RF1, RF2), an error amplifier, a power transistor (MPT), and a compensation network. The output voltage of the LDO, VLDO_OUT, is determined by the resistance ratio of the feedback resistor ladder and the reference voltage (VREF). In order to achieve high loop gain and excellent voltage regulation performance, usually a two-stage error amplifier is adopted. This amplifier compares VREF with the feedback voltage (VFB) from the output and amplifies the difference. The output signal of the error amplifier is the input signal of the power transistor (MPT) to control the output current. Since the power transistor is a common source amplifier for a small signal, the LDO loop can be regarded as a multi-stage amplifier. Multi-stage amplifiers which are more than two-stages should be frequency compensated and various frequency compensation methods for designing multi-stage amplifiers have been studied as shown in Figure 3 [17] [18] [19] [20] [21] [22] [23] . Nested Miller compensation (NMC) [17] [18] [19] in Figure 3a is a well-known technique which circuit parameters such as transconductance (gm) and compensation capacitors have been well-explained in [18] . Miller capacitors are connected between the output node of the final stage and the output node of each stage. These capacitors split away poles from each other. However, this technique requires large on-chip compensation capacitors to obtain sufficient phase margin. Large compensation capacitors decrease gain-bandwidth product (GBW), resulting in slow transient response or increasing current consumption. Another popular compensation method is reverse NMC (RNMC) as shown in Figure 3b The block diagram of the OCL-LDO regulator is shown in Figure 2 . The OCL-LDO typically consists of a feedback resistor ladder (R F1 , R F2 ), an error amplifier, a power transistor (M PT ), and a compensation network. The output voltage of the LDO, V LDO_OUT , is determined by the resistance ratio of the feedback resistor ladder and the reference voltage (V REF ). In order to achieve high loop gain and excellent voltage regulation performance, usually a two-stage error amplifier is adopted. This amplifier compares V REF with the feedback voltage (V FB ) from the output and amplifies the difference. The output signal of the error amplifier is the input signal of the power transistor (M PT ) to control the output current. Since the power transistor is a common source amplifier for a small signal, the LDO loop can be regarded as a multi-stage amplifier.
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In this work, an active-feedback and current-reuse feedforward compensation (AFCFC) is proposed to achieve fast transient response with a low quiescent current and small on-chip capacitor. The proposed AFCFC method enables frequency compensation with small on-chip capacitor by using active feedback. RHP zero can be moved to the LHP by removing the high-frequency feedforward path formed by the Miller compensation capacitor. Also, the current reuse feedforward path shifts LHP zero to a lower frequency, thus one of the non-dominant poles can be canceled. This allows a smaller compensation capacitor to maintain a sufficient phase margin, and GBW is further improved. The proposed compensation configuration is investigated with pole-zero analysis and verified with a three-stage OCL-LDO in Section 2. The circuit implementation [20, 21] ; and (c) reverse NMC with current buffers [22] .
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Analysis of the Proposed AFCFC LDO
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where ADC = gm1·gm2·gmL·Ro1·Ro2·RL is the DC voltage gain and p−3dB = 1/(Cm1·gm2·gm3·Ro1·Ro2·RL) is the −3 dB dominant pole frequency. To simplify the equations, two assumptions were considered. First, the gain of each stage is much larger than one. Second, two compensation capacitors and a load capacitor are much larger than the lumped output capacitors. These assumptions are represented in the equations:
The proposed system has one dominant pole, a pair of non-dominant complex poles, and two left-half-plane (LHP) zeros. Assuming that the dominant pole frequency is much lower than the complex pole and LHP zero frequencies, the gain-bandwidth product (GBW) and second non-dominant complex poles (p2,3) can be derived as:
g mf b1 Figure 5 shows the small-signal equivalent circuit of the proposed AFCFC amplifier, and the transfer function A(s) = V out (s)/V in (s) can be derived in (1),
where A DC = g m1 ·g m2 ·g mL ·R o1 ·R o2 ·R L is the DC voltage gain and
is the −3 dB dominant pole frequency. To simplify the equations, two assumptions were considered. First, the gain of each stage is much larger than one. Second, two compensation capacitors and a load capacitor are much larger than the lumped output capacitors. These assumptions are represented in the equations:
The proposed system has one dominant pole, a pair of non-dominant complex poles, and two left-half-plane (LHP) zeros. Assuming that the dominant pole frequency is much lower than the Energies 2018, 11, 688 5 of 11 complex pole and LHP zero frequencies, the gain-bandwidth product (GBW) and second non-dominant complex poles (p 2,3 ) can be derived as: In conventional frequency compensation methods [17] [18] [19] [20] [21] [22] , high frequency feedforward path is generated by Miller capacitor, thus generating RHP zeros. In the proposed AFCFC, active-feedback paths which are formed by gmfb1 and gmfb2 can effectively block the high frequency feedforward path generated by Cm1 and Cm2. Thus, the two RHP zeros are moved to LHP and the phase margin is increased.
In (1), the numerator is represented with second order terms. For a simple analysis, it assumes that the numerator of (1) has approximately two real zeros. When gm1 is equal to gmff1, two real LHP zeros can be expressed as:
When the first stage transconductance gm1 and active-feedback transconductance gmfb1,2 are equal, the two zeros can be simplified as:
It has to be noted that, since the feedforward transconductance gmff1 cancels the output stage transconductance components, the zero location is not a function of gmL but gmfb1,2, as represented in (6) and (7) . Figure 6 shows the pole-zero locations of the LDO. Figure 6a shows the pole-zero plot with two RHP zeros of NMC [17] . The RHP zeros degrade the phase margin of the LDO. The RHP zeros can be moved to the LHP using active-feedback compensation, as shown in Figure 6b . The zero variation is due to the pass transistor transconductance gmL that varies from hundreds of μA/V to tens of mA/V depending on load conditions. Although the LHP zeros do not degrade the loop stability of the LDO, active-feedback compensation without feedforward paths places the zeros at a high frequency, thus these zeros cannot remove the negative phase shift due to non-dominant complex pole p2,3. In the proposed AFCFC, the zeros are located at low frequency by adding feedforward paths, as represented in (8) and (9), due to the feedforward transconductance gmff1,2.
Typically, phase margin of 60° can be obtained by setting UGF to be half of the second non-dominant complex pole p2,3 (p2,3 > 2 × UGF). In this work, LHP zero z1 derived from (8) is located near the second complex pole p2,3, as shown in Figure 6c . Since low frequency zero z1 cancels out one of the complex pole p2,3, larger UGF can be adopted while maintaining the phase margin of In conventional frequency compensation methods [17] [18] [19] [20] [21] [22] , high frequency feedforward path is generated by Miller capacitor, thus generating RHP zeros. In the proposed AFCFC, active-feedback paths which are formed by g mfb1 and g mfb2 can effectively block the high frequency feedforward path generated by C m1 and C m2 . Thus, the two RHP zeros are moved to LHP and the phase margin is increased.
In (1), the numerator is represented with second order terms. For a simple analysis, it assumes that the numerator of (1) has approximately two real zeros. When g m1 is equal to g mff1 , two real LHP zeros can be expressed as:
When the first stage transconductance g m1 and active-feedback transconductance g mfb1,2 are equal, the two zeros can be simplified as:
It has to be noted that, since the feedforward transconductance g mff1 cancels the output stage transconductance components, the zero location is not a function of g mL but g mfb1,2 , as represented in (6) and (7) . Figure 6 shows the pole-zero locations of the LDO. Figure 6a shows the pole-zero plot with two RHP zeros of NMC [17] . The RHP zeros degrade the phase margin of the LDO. The RHP zeros can be moved to the LHP using active-feedback compensation, as shown in Figure 6b . The zero variation is due to the pass transistor transconductance g mL that varies from hundreds of µA/V to tens of mA/V depending on load conditions. Although the LHP zeros do not degrade the loop stability of the LDO, active-feedback compensation without feedforward paths places the zeros at a high frequency, thus these zeros cannot remove the negative phase shift due to non-dominant complex pole p 2,3 . In the proposed AFCFC, the zeros are located at low frequency by adding feedforward paths, as represented in (8) and (9), due to the feedforward transconductance g mff1,2 .
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Typically, phase margin of 60 • can be obtained by setting UGF to be half of the second non-dominant complex pole p 2,3 (p 2,3 > 2 × UGF). In this work, LHP zero z 1 derived from (8) is located near the second complex pole p 2,3 , as shown in Figure 6c . Since low frequency zero z 1 cancels out one of the complex pole p 2,3 , larger UGF can be adopted while maintaining the phase margin of 60 • . In other words, a larger UGF allows a small compensation capacitor C m1 to be used for the same g m1 , so that the proposed LDO can achieve enhanced bandwidth and fast transient performance with small quiescent current. The high-frequency LHP zero z 2 is located at an at-least five times higher frequency than z 1 , thus the z 2 has little effect on the open-loop response of the LDO. The complex pole p 4,5 and zero z 3 depicted in Figure 6 are non-dominant components generated by inter-stage parasitic capacitor C 1 and C 2 in Figure 4 .
Energies 2018, 11, x FOR PEER REVIEW 6 of 11 complex pole p4,5 and zero z3 depicted in Figure 6 are non-dominant components generated by inter-stage parasitic capacitor C1 and C2 in Figure 4 . Figure 7 shows the simulated open-loop response of the proposed LDO at heavy load and light load conditions. The LDO has a high DC gain of >95 dB due to the three-stage configuration. The LDO achieves a phase margin of >62° even in the worst case, where the phase margin can be represented as:
The simulated GBW is 5.6 MHz for a light load and 4.2 MHz for a heavy load. The damping factor of p2,3 is chosen to be 0.7 or higher value to avoid gain peaking near the UGF and rapid negative phase shift that can cause phase margin degradation. Figure 7 shows the simulated open-loop response of the proposed LDO at heavy load and light load conditions. The LDO has a high DC gain of >95 dB due to the three-stage configuration. The LDO achieves a phase margin of >62 • even in the worst case, where the phase margin can be represented as:
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The simulated GBW is 5.6 MHz for a light load and 4.2 MHz for a heavy load. The damping factor of p 2,3 is chosen to be 0.7 or higher value to avoid gain peaking near the UGF and rapid negative phase shift that can cause phase margin degradation. Figure 8 shows a schematic of the three-stage AFCFC OCL-LDO. The LDO has seven transconductance blocks. The error amplifier consists of two stages. The first stage is a folded-cascode amplifier composed of transistors M1-M12. The second stage is a cascode amplifier with a positive gain using transistors M13-M20. Both the first and the second stages have four-stacked cascade structure, so that the LDO has very large overall loop gain, as shown in Figure 7 . This large loop gain increases the regulation accuracy such as load and line regulation. The output stage is composed of a pass transistor MPT, a transistor M21 for the feedforward path, and feedback resistors RF1 and RF2. The active-feedback paths are realized with two compensation capacitor Cm1 and Cm2, and two transconductance gmfb1 and gmfb2 which are implemented by M8 and M11, respectively. gmfb1 is positive but gmfb2 is negative. Since the loops formed by the active-feedback have approximately unity gain, due to the low input impedance 1/gmfb1,2, there is no need to consider loop stability. Two feedforward transconductances, gmff1 and gmff2, are implemented with M20 and M21 respectively. Current-reuse structure is utilized with gmff1 to reduce extra quiescent current of error amplifier. Unlike gmff1, gmff2 draws extra current to reduce the output resistance and guarantee loop stability at light or no load conditions, where output resistance Rout = roPT‖ro21‖(RF1 + RF2)‖RL. The feedforward transconductance gmff2 also increases the transient performance of the LDO. Figure 8 shows a schematic of the three-stage AFCFC OCL-LDO. The LDO has seven transconductance blocks. The error amplifier consists of two stages. The first stage is a folded-cascode amplifier composed of transistors M1-M12. The second stage is a cascode amplifier with a positive gain using transistors M13-M20. Both the first and the second stages have four-stacked cascade structure, so that the LDO has very large overall loop gain, as shown in Figure 7 . This large loop gain increases the regulation accuracy such as load and line regulation. The output stage is composed of a pass transistor MPT, a transistor M21 for the feedforward path, and feedback resistors RF1 and RF2. The active-feedback paths are realized with two compensation capacitor Cm1 and Cm2, and two transconductance gmfb1 and gmfb2 which are implemented by M8 and M11, respectively. gmfb1 is positive but gmfb2 is negative. Since the loops formed by the active-feedback have approximately unity gain, due to the low input impedance 1/gmfb1,2, there is no need to consider loop stability. Two feedforward transconductances, gmff1 and gmff2, are implemented with M20 and M21 respectively. Current-reuse structure is utilized with gmff1 to reduce extra quiescent current of error amplifier. Unlike gmff1, gmff2 draws extra current to reduce the output resistance and guarantee loop stability at light or no load conditions, where output resistance Rout = roPT‖ro21‖(RF1 + RF2)‖RL. The feedforward transconductance gmff2 also increases the transient performance of the LDO. The active-feedback paths are realized with two compensation capacitor C m1 and C m2 , and two transconductance g mfb1 and g mfb2 which are implemented by M 8 and M 11 , respectively. g mfb1 is positive but g mfb2 is negative. Since the loops formed by the active-feedback have approximately unity gain, due to the low input impedance 1/g mfb1,2 , there is no need to consider loop stability. Two feedforward transconductances, g mff1 and g mff2 , are implemented with M 20 and M 21 respectively. Current-reuse structure is utilized with g mff1 to reduce extra quiescent current of error amplifier. Unlike g mff1 , g mff2 draws extra current to reduce the output resistance and guarantee loop stability at light or no load conditions, where output resistance R out = r oPT r o21 (R F1 + R F2 ) R L . The feedforward transconductance g mff2 also increases the transient performance of the LDO. Figure 9 shows a simulated load transient with output capacitor of 100 pF. When the load current abruptly changes, the output voltage can be immediately recovered through the first stage of error amplifier and the feedforward transconductance g mff2 . The load transient simulations of two cases have been performed with the same quiescent current of 60 µA. g m1,2 , g mfb1,2 , and g mff1 are chosen almost at the same value about 120 µA/V, and g mff2 is selected to 250 µA/V. The compensation capacitors, C m1 and C m2 , are chosen to be 1.6 and 1 pF, respectively. The size of pass transistor M PT is 3000/0.385 µm for the maximum load current of 50 mA.
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Implementation and Experimental Results
where CL,max, ΔVout,max, IQ, and Iout,max are the maximum load capacitor, maximum voltage overshoot, quiescent current, and maximum output current of LDO, respectively. The smaller F.o.M. shows the better performance.
Conclusions
An active-feedback and current-reuse feedforward compensation (AFCFC) for output capacitor-less LDO using 0.13-μm CMOS technology has been presented. The stability of the proposed LDO was analyzed using pole-zero plots, and it was confirmed by simulation results that the stability was ensured regardless of the load condition. The proposed frequency compensation allows the use of a small on-chip compensation capacitor and extends gain-bandwidth product for LDO. The fabricated LDO has high loop gain due to the three-stage configuration, thus the LDO has good regulation accuracies. The proposed LDO also has high gain-bandwidth product with low quiescent current and fast transient performance. The LDO with proposed AFCFC achieves a Figure 11b shows the load transient responses with an input supply voltage of 2.7 V. The settling time is slightly enhanced to 415 and 615 ns for the turn-on and turn-off cases, respectively, due to the increased quiescent current of the error amplifier. The proposed LDO has a faster settling time compared to other works due to the proposed AFCFC. The measured performances and comparisons of the previous-reported OCL-LDOs are summarized in Table 1 . The figure-of-merit (F.o.M.) for the OCL-LDO in [12] 
An active-feedback and current-reuse feedforward compensation (AFCFC) for output capacitor-less LDO using 0.13-μm CMOS technology has been presented. The stability of the proposed LDO was analyzed using pole-zero plots, and it was confirmed by simulation results that the stability was ensured regardless of the load condition. The proposed frequency compensation allows the use of a small on-chip compensation capacitor and extends gain-bandwidth product for LDO. The fabricated LDO has high loop gain due to the three-stage configuration, thus the LDO has good regulation accuracies. The proposed LDO also has high gain-bandwidth product with low quiescent current and fast transient performance. The LDO with proposed AFCFC achieves a 
where C L,max , ∆V out,max , I Q , and I out,max are the maximum load capacitor, maximum voltage overshoot, quiescent current, and maximum output current of LDO, respectively. The smaller F.o.M. shows the better performance.
An active-feedback and current-reuse feedforward compensation (AFCFC) for output capacitor-less LDO using 0.13-µm CMOS technology has been presented. The stability of the proposed LDO was analyzed using pole-zero plots, and it was confirmed by simulation results that the stability was ensured regardless of the load condition. The proposed frequency compensation allows the use of a small on-chip compensation capacitor and extends gain-bandwidth product for LDO. The fabricated LDO has high loop gain due to the three-stage configuration, thus the LDO has good regulation accuracies. The proposed LDO also has high gain-bandwidth product with low quiescent current and fast transient performance. The LDO with proposed AFCFC achieves a settling time of 450 ns with maximum load capacitor of 100 pF. The proposed LDO consumes a low quiescent current of 65.8 µA.
